Aviation research often relies on real-time, pilot-in- 
allow theindependent simulation models tobedistributed among event loops executing inparallel. Each processor must beable tocomplete thecomputations of themodels assigned to it before theendof the frame. Therefore, thenumber of simulation models thatcanbeexecuted in a real-time multi-processor simulation is limited by thenumber of processors available forreal-time useandbythecomputational requirements ofthesimulation models.
Traditionally, multi-processor computers areused by starting separate processes oneach processor. The processes interact witheach other viashared memory, message-passing, orsome other form ofinter-process communication (IPC) . While multi-process implementations arefunctional, they arenotoriously complex, difficult tomaintain, andlimittheuseof polymorphism incertain modern object-oriented programming languages 6. Multi-threaded solutions, ontheother hand, allowmultiple threads ofexecution tooperate within the same address space, eliminating theneed for IPCs, and eliminating restrictions ontheuseofpolymorphism. Threads aresupported bymost modem operating systems and thereby enable thedevelopment of anelegant, platform-independent solution to the problem ofhowtosimulate multiple vehicles concurrently. Each thread of such a simulation must be a system-scope thread within a process that has been locked into RAM, set to run on a dedicated processor, with preemptive scheduling disabled.
Object-Oriented Approach to Threads
The C++ language does not provide any direct (object- The mutex is a mechanism that ensures mutually exclusive access to data or to non-thread-safe portions of code (critical sections) in a multi-threaded process.
The barrier provides a collection point for some speci- Once this phase has been completed, the timing information can be used as input to one of several loadbalancing algorithms that attempt to find a valid distribution of jobs. The load-balancing problem that must be solved can be stated as follows:
Let P= {p_, p2 .... pn} be the set ofn processors and These requirements ensure that the workload is balanced as evenly across the processors as possible, and that no processor is overloaded such that deadlines are missed. This is under the assumption that it is possible for the given workload to be executed by the processor set.
While this problem is NP-complete 9, an algorithm was developed that yields near-optimal solutions in a rea- 
Application of these Techniques to LaSRS++
Both the platform-independent thread abstraction and After being launched, the LaSRS++ simulation process locks the segments of its address space into RAM; sets its priority to the highest level available on the system; and isolates, restricts, and disables preemptive scheduling on each available processor. For each dedicated processor, the process constructs one system-scope thread and starts it on this processor. To manage the active models during execution, the Universe has a member data structure that maps each model to the processor on which it is to be executed. 
Experimental Results
The capabilities of the multi-threaded simulation and the scheduling algorithm were tested with a mixed workload of transport aircraft, fighters, and missiles.
The models and their associated maximum compute times are presented in Table 1 . 
Model

Concluding Remarks
The design has allowed the framework to be compiled and run on the SGI and the Sun platforms, and it will be ported to the Linux and Win2000 platforms in the near future. Moving the framework to a new platform only requires the development of several implementation classes that can be unit tested before use with the framework.
The abstractions found in the thread design make the framework easy to maintain. Any modifications to the operating system that might require changes to thread, barrier or lock classes would require changes only to a Although the design presented in this paper was originally designed to support flight simulation at NASA Langley Research Center, the design could be used in any object-oriented framework to more effectively utilize the capabilities of symmetric multi-processor machines.
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